Agilent Technologies ESG Specifikace Strana 14

  • Stažení
  • Přidat do mých příruček
  • Tisk
  • Strana
    / 302
  • Tabulka s obsahem
  • ŘEŠENÍ PROBLÉMŮ
  • KNIHY
  • Hodnocené. / 5. Na základě hodnocení zákazníků
Zobrazit stránku 13
1-4 Fully Coded 3GPP W-CDMA Personality User’s and Programming Guide
The Fully Coded W-CDMA Personality ESG Family Signal Generators
Overview Option 200
Uplink Channel
The signal generator in the uplink mode supports the following channels:
DPCCH The dedicated physical control channel carries the layer 1 control
information. This channel is code multiplexed onto the I and Q channels
using BPSK modulation. A typical configuration for the associated
DPCCH runs at 15 ksps with 10 bits in each timeslot.
This mode supports slot formats 0 to 5 for DPCCH channel with editing
capability. Refer to Table 4-10.
Within the DPCCH channel, the transmit power control (TPC) field
enables the user to select a pattern of commands to vary the power level
and also has trigger output capability. In addition, user arbitrary pattern
files are supported. The transport format combination indicator (TFCI)
accepts a 10 bit user pattern (default value 0000000000). The feedback
information (FBI) bit is used for closed loop transmit diversity or to select
the base station when in soft handoff conditions. Given its 15 kbps rate,
the DPCCH has 10 bits available in each slot which are allocated for the
pilot bits, TFCI bits, FBI bits, and TPC bits, according to the slot format
selection. In the case of slot format 2, 5 bits are allocated for the embedded
Pilot channel, 2 bits for TPC, 1 bit for FBI, and 2 bits for optional TFCI.
DPDCH The dedicated physical data channel carries whatever transport channel
data is mapped to it. The data rates on the DPDCH are multiples of the
base rate of 15 kbps. These data rates are after error coding, rate
matching, and multiplexing of transport channels. Each data rate
configuration is identified by a slot format number. This channel is code
multiplexed onto the I and Q channels using the BPSK modulation. A
typical DPDCH running at 60 ksps has 40 data bits in each 667
microsecond timeslot.
This mode supports slot formats 0 to 6 for DPDCH channel with editing
capability. Refer to Table 4-11.
When compared with the downlink DPCCH and DPDCH coding, the uplink DPCCH and
DPDCH coding are individually made as shown in Figure 1-2.
Zobrazit stránku 13
1 2 ... 9 10 11 12 13 14 15 16 17 18 19 ... 301 302

Komentáře k této Příručce

Žádné komentáře