Agilent Technologies ESG Specifikace Strana 229

  • Stažení
  • Přidat do mých příruček
  • Tisk
  • Strana
    / 302
  • Tabulka s obsahem
  • ŘEŠENÍ PROBLÉMŮ
  • KNIHY
  • Hodnocené. / 5. Na základě hodnocení zákazníků
Zobrazit stránku 228
Fully Coded 3GPP W-CDMA Personality Users and Programming Guide 4-21
ESG Family Signal Generators Operation
Option 200 Understanding the Two-ESG Downlink Configuration
Understanding the Two-ESG Downlink Configuration
Capabilities
The two-ESG downlink configuration provides a 3GPP solution in situations where more
than four fully coded W-CDMA channels are required. Using two ESG signal generators,
Option 200 utilizes the combination of both baseband generators to build the W-CDMA
waveforms required to test 3GPP user equipment designs.
The Option 200 3GPP setup provides the following downlink channel types:
primary synchronization channel (PSCH)
secondary synchronization channel (SSCH)
primary common control physical channel (PCCPCH)
common pilot channel (CPICH)
dedicated physical channel (DPCH)
paging indicator channel (PICH)
orthogonal channel noise simulator (OCNS)
In a typical two-ESG setup, the baseband generator from one ESG provides a control
configuration (PSCH, SSCH, PCCPCH, and CPICH) while the other provides an
information data transmission configuration (DPCH and PICH, with optional OCNS).
Fully coded and channelized W-CDMA signals are available at the RF outputs of both
ESGs.
For valid channel type/channel number, see “Valid Channel-Type-to-Channel-Number
Assignments” on page 4-7. For valid channel combinations, see “Valid Channel
Combinations per ESG” on page 4-7.
System Functionality
Separate sections of the 3GPP frame are generated by separate baseband generators, one
within ESG 1 and another within ESG 2. The two sections of the frame are then combined
at the I/Q inputs of both ESGs and modulated to the carrier by the RF section within each
ESG. After carrier frequency and amplitude are introduced, the fully coded and
channelized 3GPP signals are output to the DUT(s) through the RF output of both ESGs.
An external function generator is used to supply the chip clock. See Figure 4-5.
Zobrazit stránku 228
1 2 ... 224 225 226 227 228 229 230 231 232 233 234 ... 301 302

Komentáře k této Příručce

Žádné komentáře