Agilent Technologies ESG Specifikace stáhnout pdf (Strana 231)

Fully Coded 3GPP W-CDMA Personality User’s and Programming Guide 4-23

ESG Family Signal Generators Operation

Option 200 Understanding the Two-ESG Downlink Configuration

Downlink I/O Signal Descriptions and Timing Relationships

The following sections describe the functionality of various input and output signals

available at the BNC connectors on the Option 200 signal generator. Option 200 changes

some of the standard characteristics of these signals for use with 3GPP applications.

Connector descriptions are divided into two subsections: front panel BNC inputs and rear

panel BNC inputs and outputs.

Front Panel BNC Input Connectors

DATA This connector is not used for Option 200.

DATA CLOCK This BNC connector is used for chip clock input.

For use with external data clock sources. To use an external signal source as the data clock

input, press

BBG Data Clock Ext Int until Ext is highlighted or execute the appropriate SCPI

command.

SYMBOL SYNC This connector is not used for Option 200.

Rear Panel BNC Input/Output Connectors

PATTERN TRIG IN This BNC connector is used for system sync input.

This connector uses the signal from the EVENT 2 system synchronization output to keep

the two baseband generators synchronized.

EVENT 1 OUT This BNC connector is used for an 80 ms synchronization clock output.

This connector outputs an 80 ms synchronization clock aligned with the RF, 40 ms high

and 40 ms low.

EVENT 2 OUT This BNC connector is used for system synchronization output.

The system synchronization signal is a chip-wide pulse that resets the system every time a

parameter change that requires system synchronization is made.

DATA OUT This BNC connector is used to output the TPC bit.

This signal indicates the state of the transmit power control bit (CMOS high to increase

power, CMOS low to decrease power). The signal leads the RF by 24 chips and is active for

the entire timeslot.

SYMBOL SYNC OUT This BNC connector is used for symbol synchronization output.

The synchronization output signal is a one-chip wide pulse every 80 ms.

1 2 ... 226 227 228 229 230 231 232 233 234 235 236 ... 301 302

Žádné komentáře

Agilent Technologies ESG Specifikace Strana 231